
# Source regions for different simulations


Simulation	Source region	I 🕇
Beam 1	Whole straight section Uniform vacuum 4 x 10 <sup>-12</sup> mbar @ 300K	Beam 2 APW 1
Beam2	Incoming half of straight section, ending at ACS modules Uniform vacuum 4 x 10 <sup>-12</sup> mbar @ 300K	
ACS cold cavities	ACS modules 2 and 3 Vacuum 1 x 10 <sup>-10</sup> mbar @ 4K	ACS coldACS warmcavities2nd beam tub
ACS warm 2 <sup>nd</sup> beam tube	ACS modules 2 and 3 Vacuum 1 x 10 <sup>-10</sup> mbar @ 300K	
APW 1	APW 1 Vacuum 1 x 10 <sup>-7</sup> mbar @ 300K	APW 2 Beam 1
APW 2	APW 1 Vacuum 1 x 10 <sup>-7</sup> mbar @ 300K	

## **Geometry for result plots**



Warm beam tube, beam from top 1500 10<sup>5</sup> 1000 10<sup>4</sup> 50% CH<sub>4</sub> 50% H<sub>2</sub> 4 x 10<sup>-12</sup> mbar 500 300 K 10<sup>3</sup> Ξ Fluence normalised to 1 MeV equivalent 0 displacement damage 10<sup>2</sup> (cm<sup>-2</sup> year<sup>-1</sup>) -500 10 -10001 -15000 100200300400500600700800 X(cm)


Warm beam tube, beam from bottom



Fluence normalised to 1 MeV equivalent displacement damage (cm<sup>-2</sup> year<sup>-1</sup>)

Averaged over vertical dimension of racks


#### ACS warm 2<sup>nd</sup> beam tube, beam from bottom



ACS cold cavities, beam from top


90% H<sub>2</sub> 10% CO 1 x 10<sup>-10</sup> mbar 4 K

Too pessimistic?



Fluence normalised to 1 MeV equivalent displacement damage (cm<sup>-2</sup> year<sup>-1</sup>)

Averaged over vertical dimension of racks





Fluence normalised to 1 MeV equivalent displacement damage (cm<sup>-2</sup> year<sup>-1</sup>)

Averaged over vertical dimension of racks


40%  $H_2$  30% CO 25%  $H_2$ O 5% CO<sub>2</sub> 1 x 10<sup>-7</sup> mbar 300 K

**Pessimistic?** 





#### Sum of all simulations – vertical view



## Estimated particle fluence at the racks


- Some simulations missing, so
  - scoring in rack
  - added in scores for "ACS warm" and "ACS cold" from rack

Total fluence > 20 MeV of	cm <sup>-2</sup> y <sup>-1</sup>	%
all particles	3.7E+05	100
neutrons	3.5E+05	95.1
protons	7.6E+03	2.1
pions	1.6E+01	0.004
muons	1.8E+03	0.49


Disclaimer:

"The simulation numbers are to indicate an order of magnitude of the estimated risk but it is not the reality. Perhaps you should stress this in your talk...


You have to define a safety factor to these numbers that will include all the missing sources and the 'error' that we might make because of various reasons"



## Particle energy spectra at the racks



## **Contribution from different source regions**



- Fluence contribution scales linearly with vacuum
  - Reducing from 10<sup>-10</sup>  $\rightarrow$  10<sup>-11</sup> would bring total to <10<sup>4</sup> cm<sup>-2</sup> y<sup>-1</sup>

#### Single Event Upset cross-sections





Figure 6: The SEU cross-sections for the total device, configuration logic blocks, and configuration switches normalized by the number of bits. The CLB upset cross-section at 57.7 MeV, with no measured upsets, has been omitted.

(Radiation hardened FPGA) 1.00E-11 Outlier 1.00E-12 Bit (cia 1.00E-13 A 1.00E-14 Section 1.00E-15 Crosss 7 1.00E-16 Fuller et al. 200? L00E-17 1.00E-18 50 10 20 30 40 60 0 Proton Energy (MeV)

Proton SEU Cross Section for the Xilinx Virtex XQVR300

Hitachi HM628512P 512K x 8 SRAM



# Single Event Upset cross-sections (contd)

Cross-section typically ~10<sup>-13</sup> cm<sup>2</sup> per bit (between 10<sup>-15</sup> and 10<sup>-12</sup> depending on exact device design) → for a fluence of 3.7 x 10<sup>5</sup> cm<sup>-2</sup>y<sup>-1</sup> we expect ~3.7 x 10<sup>-8</sup> errors per year per bit

Xilinx devices have ~6 SRAM bits per logic cell → 12 M bits for 2 M gates
→ we would expect ~0.4 bit errors per device per year
but don't forget the margin of error

XILINX claim that "Only a Small Percentage of SEUs Actually Causes a Logic Error"

"Extensive research indicates that somewhere between 1 in 10 to 1 in 40 configuration cells actually affect any given design, which means that 90% to 97% of the configuration latches in any given application are "don't care" "

#### → Measurements!

# **Tentative conclusions**

- Some simulations are missing, but we can already make a reasonable estimate of particle fluences from the data we have
- From the simulation results we expect a 2M gate FPGA to suffer about 0.4 single event upsets to its configuration memory per year
  - neutron SEU cross-section for the FPGA devices we are using could be +/- an order of magnitude
  - this is without a margin of error on the simulation results  $\rightarrow$  1 order of magnitude
  - true failure rate depends on the application
  - do some radiation tests when we have some hardware
  - don't forget other devices and equipment e.g. Power PC computers
- The results depend strongly on the vacuum quality in the cavities
  - assumed 10<sup>-10</sup> which is probably too pessimistic
  - reducing to 10<sup>-11</sup> would reduce the fluence by a factor of ~6
- Effects of poor vacuum in APW
  - not a problem if APWs placed on the downstream side